

Errata

“Performance by Design: Computer Capacity Planning by Example”

D.A. Menascé, V.A.F. Almeida, and L.W. Dowdy

Prentice-Hall, 2004

March 6, 2005

Some of the following errors may have already been corrected if you have a second or more recent printing.

1. Chapter 4, page 117, exercise 5: the sentence “In Example 4.4 ...” should be “In Example 4.5 ...”.
2. Chapter 5, page 124, second paragraph: the sentence starting with “The fourth quartile ...” should be “The fourth quartile follows from the maximum value, with 100% of the CPU times below 507.5 msec.”
3. Chapter 5, Page 150, equation for $D_{\text{cpu,update}}$ should be:

$$D_{\text{cpu,update}} = \frac{0.97 \times \frac{50}{50+14+20} \times \frac{60}{30+60} \times \frac{140}{120+140}}{400/1800} = 0.933 \text{ sec}$$

4. Chapter 5, Page 161, exercise 7, first line of page: the total CPU time should be 509.25 sec and not 567 sec.
5. Chapter 13, Page 361, Table 13.7: the queue length values for Iteration 1 are not correct. The values shown for class 1 are the ones for class 2 and vice versa.