





<u>How to Design a Processor: step-by-step</u> 1. Analyze instruction set => datapath requirements the meaning of each instruction is given by the register transfers datapath must include storage element for ISA registers possibly more datapath must support each register transfer 2. Select set of datapath components and establish clocking methodology 3. <u>Assemble</u> datapath meeting the requirements 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer. 5. Assemble the control logic

























Our Implementation

- An edge triggered methodology
- Typical execution:
 - read contents of some state elements,
 - send values through some combinational logic
 - write results to one or more state elements

















































| • Sele | ecting the c | perations | s to perfo | rm (ALU, | read/writ | e, etc.) | |
|--------------------------|---------------|------------|------------|------------|------------|------------|--|
| <u>De</u> | esign the Al | LU Contro | ol Unit | | | | |
| • Cor | ntrolling the | flow of d | lata (mult | iplexor in | puts) | | |
| <u>De</u> | esign the M | ain Conti | rol Unit | | | | |
| Info | rmation co | mes from | the 32 b | its of the | instructio | n | |
| • Exa | mple: | | | | | | |
| | add \$8, | \$17, \$18 | | Instructic | on Forma | | |
| | 000000 | 10001 | 10010 | 01000 | 00000 | 100000 | |
| | op | rs | rt | rd | shamt | funct | |
| | | n hood | on instru | otion type | and fund | tion and a | |



| Instruction opcode | ALUOp | Instruction operation | Funct field | Desired ALU action | ALU control input |
|--------------------|-------|-----------------------|-------------|-----------------------|----------------------|
| LW | 00 | Load word | хххххх | Add | 010 |
| SW | 00 | Store word | xxxxxx | Add | 010 |
| BEQ | 01 | Branch eq | xxxxxx | Subtract | 110 |
| R-type | 10 | Add | 100000 | Add | 010 |
| R-type | 10 | Subtract | 100010 | Subtract | 110 |
| R-type | 10 | AND | 100100 | And | 000 |
| R-type | 10 | OR | 1000101 | Or | 001 |
| R-type | 10 | Set on less than | 101010 | Set on less than | 111 |

ALU Control Design



Design the main control unit

- Seven control signals
 - RegDst RegWrite
 - ALUSrc
 - PCSrc
 - MemRead
 - MemWrite
 - MemtoReg

| 1. | RegDst = 0 => Register destination number for the Write register |
|----|---|
| | comes from the ft field (bits 20-16) |
| | RegDst = 1 => Register destination number for the Write register comes from the rd field (bits 15-11) |
| 2. | RegWrite = 1 => The register on the Write register input is written with the data on the Write data input (at the next clock edge) |
| 3. | ALUSrc = 0 => The second ALU operand comes from Read data 2 |
| | ALUSrc = 1 => The second ALU operand comes from the sign- extension unit |
| 4. | PCSrc = 0 => The PC is replaced with PC+4 |
| | PCSrc = 1 => The PC is replaced with the branch target address |
| 5. | MemtoReg = 0 => The value fed to the register write data input comes from the ALU |
| | MemtoReg = 1 => The value fed to the register write data input comes from the data memory |
| 6. | MemRead = 1 => Read data memory |
| 7. | MemWrite = 1 => Write data memory |



















<u>Summary</u>

- 5 steps to design a processor
 - 1. Analyze instruction set => datapath requirements
 - 2. Select set of datapath components & establish clock methodology
 - 3. Assemble datapath meeting the requirements
 - 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - 5. Assemble the control logic
- MIPS makes it easier
 - Instructions same size
 - Source registers always in same place
 - Immediates same size, location
 - Operations always on registers/immediates
- Single cycle datapath => CPI=1, Clock Cycle Time => long